msyds/rlp
1
0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases 2 Wiki Activity

i realise i don't comment enough

Browse Source
This commit is contained in:
crumbtoo
2023-11-22 16:05:06 -07:00
parent 06ad439e62
commit 5cd645e5d6
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/TIM.hs
View File

@@ -267,6 +267,7 @@ step st =
primStep _ IfP (TiState s d h g sts) = TiState s' d' h' g sts primStep _ IfP (TiState s d h g sts) = TiState s' d' h' g sts
where where
-- the condition is evaluated if it is not in normal form
s' | needsEval cn = [c] s' | needsEval cn = [c]
| otherwise = drop 3 s | otherwise = drop 3 s
@@ -281,6 +282,8 @@ step st =
[c,t,f] = getArgs h s [c,t,f] = getArgs h s
rootAddr = head s' rootAddr = head s'
isTrue = case cn of isTrue = case cn of
-- see Core.Examples.corePrelude; True and False are defined
-- as Con 1 0 and Con 0 0, respectively
NData 0 [] -> False NData 0 [] -> False
NData 1 [] -> True NData 1 [] -> True